



COLLEGE OF ENGINEERING, SCIENCE & TECHNOLOGY (CEST)

SCHOOL OF ELECTRICAL & ELECTRONICS ENGINEERING

CERTIFICATE IV IN ELECTRONICS ENGINEERING-STAGE 3

EEE412- DIGITAL ELECTRONICS 1A

FINAL EXAMINATION – PENSTER 1, 2014

DAY/DATE: Wednesday 12/03/2014 TIME:0900AM – 1110AM

SOLUTION

SECTION A**MULTIPLE CHOICE****20 MARKS**

Question	Solution	Marks
1.	A	1
2.	A	1
3.	B	1
4.	D	1
5.	A	1
6.	A	1
7.	B	1
8.	A	1
9.	A	1
10.	D	1
11.	B	1
12.	D	1
13.	A	1
14.	D	1
15.	C	1
16.	B	1
17.	C	1
18.	A	1
19.	D	1
20.	B	1

SECTION B

Write True or False

(5 marks)

1.	True	1
2.	True	1
3.	False	1
4.	True	1
5.	False	1

Fill in the blanks


(5 marks)

1.	8	1
2.	B	1
3.	9	1
4.	toggle	1
5.	hexadecimal	1

SECTION C

(35 marks)


a) i)	NAND gate function	1
ii)	OR gate function	1
iii)	AND gate function	1
b) i)	$\begin{array}{ccc} B & B & C \\ \downarrow & \downarrow & \downarrow \\ 11 & 11 & 12 \\ 11 \times 16^2 & 11 \times 16^1 & + 12 \times 16^0 \\ 2816 & + 176 & + 12 \\ = 3004_{10} \end{array}$	0.5 0.5 0.5 0.5
ii)	$\begin{array}{l} 445 \\ 4 \times 16^2 + 4 \times 16^1 + 5 \times 16^0 \\ 1024 + 64 + 5 \\ = 1093_{10} \end{array}$	0.5 0.5 1
c) i)	$F = A(\bar{B} + CD)$	2
ii)	$Y = A\bar{B} + \bar{A}B$	2





d)	$(A+B).(A+C) = A+B.C$ $AA + AC + BA + BC$ $A + AC + BA + BC$ $A(1+C) + BA + BC$ $A + BA + BC$ $A(1+B) + BC$ $A + BC$ Therefore L.H.S = R.H.S	0.5 0.5 0.5 0.5 0.5 0.5																																				
e)	$F = \bar{A}\bar{B}CD + \bar{A}BCD + A\bar{B}CD + AB\bar{C}\bar{D} + AB\bar{C}D + ABC\bar{D} + ABCD$  $F = ABCD$ <p>Note: 3 marks is for correct map & 1 mark is for correct expression.</p>	3 1																																				
f) i)	<table border="1" data-bbox="240 1035 589 1377"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	A	B	C	Q	0	0	0	0	0	0	1	0	0	1	0	0	0	1	1	1	1	0	0	0	1	0	1	1	1	1	0	1	1	1	1	0	4
A	B	C	Q																																			
0	0	0	0																																			
0	0	1	0																																			
0	1	0	0																																			
0	1	1	1																																			
1	0	0	0																																			
1	0	1	1																																			
1	1	0	1																																			
1	1	1	0																																			
ii)	$Q = \bar{A}BC + A\bar{B}C + ABC\bar{C}$	2																																				
g) i)	$Q = \overline{A+B+C}$ Break the line and change the sign $Q = \bar{A}.\bar{B}.\bar{C}$	2																																				

ii)	$P = \overline{AB} + \overline{\overline{A}\overline{B}}$ $\overline{AB} \quad \overline{\overline{A}\overline{B}}$ $(\overline{A} + \overline{B}) (\overline{\overline{A} + \overline{B}})$ $P = (\overline{A} + \overline{B}) (A + B)$	<p>1</p> <p>1</p> <p>1</p>
h)	<p>47</p> <p>write 47 as binary</p> <p>101111</p> <p>add a leading 0</p> <p>0101111</p> <p>Exor each pair</p> <p>ANS= 111000</p>	<p>1</p> <p>1</p> <p>1</p>
i) i)	<p>821</p> <p>8+3 2+3 1+3</p> <p>11 5 4</p> <p>1011 0101 0100</p> <p>ANS= 1011 0101 0100</p>	<p>0.5</p> <p>0.5</p> <p>0.5</p>
ii)	<p>6243</p> <p>6+3 2+3 4+3 3+3</p> <p>9 5 7 6</p> <p>1010 0101 0111 0110</p> <p>ANS= 1010 0101 0111 0110</p>	<p>0.5</p> <p>0.5</p> <p>0.5</p>

SECTION D

(35 marks)

a) i)		<p>1</p>
-------	-------------------------------------------------------------------------------------	----------

ii)		1
iii)		1
iv)		1
b)	The clock inputs of all the flip flops are connected together and are triggered by the input pulses.	2
c)		4

d) i)	SR flip flop	1																													
ii)	1	1																													
iii)	Leading edge	1																													
iv)	Counter or shift register	1																													
v)	Negative-edge	1																													
e) i)	0111 1000 0101 7 8 5 ANS= 785 ₁₀	2																													
ii)	1001 1001 0001 0101 9 9 1 5 ANS= 9915 ₁₀	2																													
f)	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="2">Inputs</th> <th colspan="2">Outputs</th> <th rowspan="2">Comments</th> </tr> <tr> <th>S</th> <th>R</th> <th>Q</th> <th>Q'</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Q</td> <td>Q'</td> <td>No change</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>Reset</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>Set</td> </tr> <tr> <td>1</td> <td>1</td> <td>?</td> <td>?</td> <td>Invalid</td> </tr> </tbody> </table> <p style="text-align: right;">Note: 0.5 mark for each correct entry.</p>	Inputs		Outputs		Comments	S	R	Q	Q'	0	0	Q	Q'	No change	0	1	0	1	Reset	1	0	1	0	Set	1	1	?	?	Invalid	6
Inputs		Outputs		Comments																											
S	R	Q	Q'																												
0	0	Q	Q'	No change																											
0	1	0	1	Reset																											
1	0	1	0	Set																											
1	1	?	?	Invalid																											
g)	Ring counter and Johnson counter 1 mark for each correct answer	2																													
h)	A counter has a specified sequence of states, but a shift register does not. A register in general is used for storing and shifting data (1s or 0s) entered into it from an external source. A counter circuit must remember its past states therefore it has to possess memory.	4																													



THE END